2002P04434WO

1

3/PRTS

10/511855

Description

DT01 Rec'd PCT/PTC 1 4 OCT 2004

Semiconductor component comprising an integrated fatticed capacitance structure

5

The present invention relates to a semiconductor component having a semiconductor substrate on which an insulating layer is produced, the insulating layer having a capacitance structure produced in it.

10

15

20

25

30

35

Most analog circuit parts of hybrid digital/analog circuits require capacitors having a high capacitance value, a high level of linearity and high quality. In order to keep the costs for fabricating the component as low as possible, it is necessary for the fabrication of the capacitance structures to require as few process possible. Ιn addition, the progressive miniaturization of the components and integrated circuits also entails the demand for as little area requirement as possible for the capacitance structure.

A capacitance structure which is known in the prior art is known from patent specification DE 198 50 915 Cl. A structure which is in the form of "sandwich a capacitance" has two conductive foils which have been applied to a semiconductor substrate and are isolated from one another by a dielectric layer. The top foil resting on the dielectric layer is connected to at least one of the two connecting conductors for the capacitance via at least one conductive air bridge. Parasitic inductances in the capacitance are largely virtue of the compensated for by two connecting conductors being connected to one another by at least highly resistive line which bridges capacitance.

A further design for a capacitance structure is known from patent specification US 5,208,725. On a

semiconductor substrate, a plurality of first lines in strip

form are arranged parallel to one another. Isolated by a dielectric layer, a plurality of second lines are arranged congruently on these first lines. By virtue of vertically and laterally adjacent lines being at different potentials, both capacitances between lines situated above one another and capacitances between adjacent lines in one plane are produced. A substantial drawback of this structure is that a minimal shift in the metal lines arranged above one another reduces the vertical capacitance components to a relatively great extent and reduces the share of the useful capacitance.

10

A further capacitance structure is known from Aparicio, and Hajimiri, A.: Capacity Limits and Matching 15 Properties of Lateral Flux Integrated Capacitors; IEEE Custom Integrated Circuits Conference, San Diego, May 2001. Vertically arranged bar structures arranged symmetrically with respect to one another. Each of the bars is constructed from metal regions and 20 via regions, which are arranged alternately on one another. The spots of metal on a bar are at a common potential. Spots of metal on adjacent bars are different potentials. The via regions respectively make contact with two adjacent metal regions on a bar. 25 Fabricating this structure is very complex masking steps are required - and the capacitance density is limited by the minimum size of the metal regions in the bars. The size of these metal regions is much larger than the size of the via regions in the 30 bars, however, which is down to the fact that the demands placed on masks for fabricating the metal regions are different than those on masks used to fabricate the via regions. Α drawback of parasitic capacitance structures is that the 35 capacitance with respect to the substrate is relatively large and is essentially the same size regardless of the orientation of the capacitance structure - original orientation or vertical rotation through 180° - with respect to the substrate.

Patent specification US 5,583,359 has disclosed capacitance structure for an integrated circuit. this case, a plurality of metal plates which form the electrodes of a stack capacitor are arranged above one another, isolated by dielectric layers. An edge region of each metal plate has a cutout which contains, in the plane of the metal plate, a metal line (in the form of a strip) insulated from the respective plate. Contact with the metal lines is respectively made from both as a result of which 10 sides using via connections, odd-numbered positions firstly all plates in secondly all plates in even-numbered positions in the stack are electrically connected to one another. As a result of the plates in even-numbered positions being 15 connected to a first connecting line; and the plates in odd-numbered positions being connected to second connecting line, adjacent plates at different are potentials and form respective pairs of electrodes in a plate capacitor. The capacitance surface is thus formed 20 essentially by the plate surfaces. In one alternative embodiment, one of the electrodes of the capacitor is in the form of a homogeneous metal plate which is surrounded by a frame which is arranged at a distance from the metal plate and is at a different 25 potential than the metal plate. Regardless of their respect to the arrangement with substrate, capacitance structures shown have a relatively high In а series parasitic capacitance. of applications in which capacitance structures 30 required, it is desirable or necessary to produce capacitance structures in which at least one electrode structure of the capacitance has a relatively low, ideally no, parasitic capacitance relative to the substrate in comparison with the second electrode 35 structure.

It is therefore an object of the present invention to provide a semiconductor component having an integrated

capacitance structure where the ratio of useful capacitance to parasitic capacitance can be improved.

This object is achieved by a semiconductor component which has the features of patent claim 1.

A semiconductor component has a semiconductor substrate on which a layer system comprising one or more insulating layers and dielectric layers is arranged. This insulating layer or this insulating layer system has a capacitance structure produced in it.

10 In line with the invention, the capacitance structure has a first substructure which is produced essentially entirely in a first plane and has two elements. A first element of the substructure is in the form of a latticed region which has a plurality of cohesive, metal frame structures. The latticed region extends 15 essentially parallel to the substrate surface and may be produced in a metallization plane, in particular. The latticed region is electrically connected first connecting line. The second element of the first 20 substructure are electrically conductive regions which are arranged in the cutouts in the latticed region. Each electrically conductive region is arranged in one of the cutouts at a distance from the edge regions of this cutout. The electrically conductive regions are 25 electrically connected to a second connecting line.

This permits a capacitance structure having a relatively small parasitic capacitance, which is furthermore relatively simple to fabricate - few mask steps - and requires little space. This means that it is possible to produce even the smallest capacitance structures with relatively high useful capacitance and an improved useful capacitance to parasitic capacitance ratio.

35

30

In one advantageous configuration, the electrically conductive regions are in the form of metal plates or in the form of

electrically conductive node points, each node point being able to be in the form of one end of a via connection or else а connection connecting respective via connections. The via connections may be form of electrical connections the electrically connect substructures of the capacitance structure or electrically connect a substructure of the capacitance structure and a region of the semiconductor not part of the capacitance which is component structure.

In one preferred embodiment, the capacitance structure has a second substructure which is produced parallel to and at a distance from the first substructure in the insulating layer and is electrically connected to the first substructure. The second substructure has a metal, cohesive latticed region.

This means that it is possible to increase the ratio of useful capacitance to parasitic capacitance in the capacitance structure, with one electrode structure having a minimum parasitic capacitance relative to the substrate in comparison with the second electrode structure.

25

3.0

35

10

15

One advantageous exemplary embodiment is characterized in that the second substructure is of essentially the same design as the first substructure, and the two substructures are arranged vertically offset from one such that crossing points in the latticed another the first substructure are of vertically above the electrically conductive regions of second substructure, and the electrically conductive regions of the first substructure arranged vertically above the crossing points in the latticed region of the second substructure.

Preferably, the two substructures are electrically connected by means of via connections. Provision may be

made for each of the vertically aligned pairs comprising

an electrically conductive region and a crossing point to be electrically connected by means of one or more via connections. Depending on the technology used for fabricating the capacitance structure or for the semiconductor component, this may respectively be used to provide a relatively good and secure electrical connection between the individual planes or the substructures.

10 exemplary embodiment is advantageously further characterized in that the second substructure has just one metal latticed region which is offset from the first substructure such that the crossing points in the latticed region of the second substructure are arranged vertically below the electrically conductive regions of 15 first substructure. The electrical connection substructures second is between the first and preferably produced by via connections, with the electrically electrical connection between the conductive regions of the first substructure and the 20 crossing points in the latticed region being formed. parasitic particularly low embodiment has а capacitance. Particularly as a result of the second substructure closer to the substrate, which is just in 25 latticed structure, an electrode form of а structure is produced which has a considerably reduced parasitic capacitance relative to the substrate compared with the other electrode structure of the total capacitance structure.

30

35

5

A further advantageous configuration is characterized by a third substructure of the capacitance structure. The third substructure is in the form of a metal plate and is arranged between the substrate surface and the second substructure. The third substructure may be electrically connected by means of via connections to the electrically conductive regions or to the crossing points in the latticed region of the second substructure.

Further advantageous configurations of the inventive semiconductor component are specified in the subclaims.

A plurality of exemplary embodiments of the inventive semiconductor component are explained in more detail below with reference to schematic drawings, in which:

Figure 1 shows a perspective illustration of a first exemplary embodiment of a semiconductor component based on the invention;

10

25

- Figure 2 shows a perspective illustration of a second exemplary embodiment of the semiconductor component based on the invention;
- Figure 3 shows a perspective illustration of a third exemplary embodiment of the semiconductor component based on the invention;
  - Figure 4 shows a perspective illustration of a fourth exemplary embodiment of the semiconductor component based on the invention;
- 20 Figure 5 shows the plan view of a semiconductor component as shown in one of Figures 1 to 3; and
  - Figure 6 shows the plan view of a further embodiment of the semiconductor component.

In the figures, elements which are the same or have the same function are denoted by the same reference symbols.

30 semiconductor component based the on invention (Figure 1) has a capacitance structure K which is produced in an insulating layer or insulating layer (not shown). The insulating layer capacitance structure K are arranged on a semiconductor 35 substrate (not shown). In the exemplary embodiment, the capacitance structure K has a first substructure Tla. The substructure Tla is produced from a metal latticed region Gla and a plurality of metal plates Pla. Each of the cutouts

in the latticed region Gla has a metal plate Pla centrally arranged in it. The metal plates Pla and the latticed region Gla are produced in one metallization plane M1, the latticed region G1a being electrically connected to a first connecting line (not shown) and forming an electrode for the capacitance structure K. The metal plates Pla are electrically connected to a second connecting line (not shown). This forms first useful capacitance components of the capacitance structure in the metallization plane Ml. capacitance components C1 (shown in Figure 5) respectively formed between the surface regions of the latticed region Gla and of a metal plate Pla which are opposite one another in the metallization plane M1.

15

20

25

30

35

10

The capacitance structure K has a second substructure in line with which is produced the substructure Tla. The substructure Tlb is produced in a second metallization plane M2 which is produced parallel to and at a distance from the metallization plane M1, the two metallization planes being isolated from one another by the insulating layer or by a dielectric layer produced in the insulating The substructure T1b has a latticed layer system. and Plb. The region G1b metal plates substructure T1b is arranged offset from the substructure Tla in the x-y plane, specifically such that the metal plates P1b are arranged vertically below the crossing points KP in the latticed region Gla of the first substructure Tla.

Each of the crossing points KP in the latticed region Gla is electrically connected to the metal plate Plb arranged vertically below, and each metal plate Pla is electrically connected to the crossing point KP in the latticed region Glb which is arranged vertically below, by means of via connections V. In the

exemplary embodiment, each electrical connection between a crossing point KP and a metal plate

is produced using a single via connection V. Provision may also be made for two or more via connections V to be produced between a crossing point KP and a metal plate.

5

10

15

20

25

30

35

electrical connection between the substructure Tla and the second substructure Tlb via the via connections V electrically connect the metal first plates P1b to the connecting line electrically connect the latticed region G1b to This forms connecting line. further capacitance components. Firstly, further capacitance components  $C_1$  are produced in the x-y plane between the opposing surface regions of the metal plates P1b and the latticed region G1b. Capacitance components  $C_2$  are formed between the latticed regions Gla and Glb at the which surface regions of the points at structures intersect when viewed in the z direction corresponding to a plan view of Figure 1. By way of example and by way of representation of all other capacitance components  $C_2$  produced in this manner, a instance is shown in Figure 1. capacitance components C3 contributing to the useful capacitance of the capacitance structure K are produced between the via connections V. In this case, the via V producing an electrical connection connections between the metal plates Pla and the crossing points KP in the latticed region G1b are connected to the second connecting line and have a different potential than the V which electrical connections produce an connection between the crossing points ΚP in latticed region Gla and the metal plates Plb. By way of example and by way of representation of all capacitance components C3 produced in this manner, a single instance is shown in Figure 1.

A further substructure T1c of the capacitance structure K is produced in the metallization plane M3. The

substructure Tlc is likewise produced in line with the first substructure Tla

and has a metal latticed region Glc whose cutouts contain metal plates Plc. The substructure T1c arranged essentially congruently with respect to the substructure Tla. As a result, the crossing points KP in the latticed region Glc of the substructure Tlc are arranged vertically below the metal plates P1b, and the metal plates P1c are arranged vertically below the crossing points KP in the latticed region Glb of the substructure Tlb. Via connections V produce the electrical connections between the respective crossing points KP and the metal plates Plb and Plc.

This means that the latticed region G1c is electrically connected to the first connecting line, and the metal plates P1c are electrically connected to the second connecting line.

On the basis of the explanations above, capacitance components C<sub>1</sub> are produced between the metal plates Plc latticed region G1c in the x-y Capacitance components C2 are produced between substructures T1b and T1c in line with those between substructures T1a and Tlb. Similarly, capacitance components  $C_3$  are produced between the via connections V which are at different potentials.

This structure allows a significant reduction in the parasitic capacitance between the capacitance structure K and the substrate.

30

10

15

20

25

A further exemplary embodiment is shown in Figure 2. The capacitance structure K corresponds essentially to that shown in Figure 1. One difference is that the third substructure Tlc is constructed merely from the latticed region Glc. This admittedly means that the useful capacitance does not have the capacitance components C<sub>1</sub> in the metallization plane M3 or the capacitance components between the via connections V which are at different potentials between

the substructure Tlb and the substructure Tlc. However, omitting the metal plates Plc significantly reduces the parasitic capacitance.

A further exemplary embodiment is shown in Figure 3. The capacitance structure K corresponds essentially to that in Figure 1. One difference in this example is that the substructure Tlc is in the form of a singlepiece metal plate MP which is connected by means of via 10 connections V to the metal plates P1b the substructure T1b and is thus electrically connected to the first connecting line.

The further capacitance structure K of a semiconductor 15 component based on the invention is shown in Figure 4. This capacitance structure K corresponds to that exemplary embodiment, 1. In this the plates Pla. P1b and P1c have been replaced electrically conductive node points KNa to KNc, which 20 are produced between via connections V in the exemplary embodiment. If the capacitance structure K comprises, by way of example, merely the substructures T1c latticed region Glc and node points KNc - and the substructure T1b - latticed region G1b and node points 25 KNb - then the node points KNb and KNc are respectively in the form of end points of a via connection V.

Provision may also be made for the capacitance be constructed from structure K to the two T1c substructures T1b and the design of both corresponds to that of a first substructure - and for the via connections V extending upward from the node points KNb in the positive z direction to make contact with a region of the semiconductor component which is no longer part of the capacitance structure K.

30

35

The capacitance components  $C_1$ ,  $C_2$  and  $C_3$  (not shown) contributing to

the useful capacitance of the capacitance structure K are

produced essentially in line with those in the capacitance structure shown in Figure 1.

Figure 5 shows a plan view of a substructure such as is implemented in the substructure T1a, for example. The latticed region G1a has square cutouts which respectively contain a centrally arranged square metal plate P1a. The capacitance components  $C_1$  are formed between each of the opposing surface regions.

10

15

5

Figure 6 shows a further plan view of a substructure. In this example, a latticed region, for example Gla, is in a form such that it has circular cutouts which respectively contain a round metal plate, for example Pla.

In all of the exemplary embodiments, the substructure T1c is closest to the semiconductor substrate.

The exemplary embodiments are each shown and explained with three metallization planes M1 to M3. Provision may also be made for just one, two or more than three metallization planes to be produced which have a respective substructure produced in them, each metallization plane having the same substructure or a

respective different substructure produced in it.